Absrraci-A method is described for the optimization of nonlinear dc circuits. A performance index is defined to measure the difference between the desired and the actual specifications. The novel approach taken here is to treat the network equations as equality constraints on the design parameters. The constrained optimization problem is then converted to an unconstrained one by a penalty function technique. A straightforward method is given for computing all the gradients needed during the optimization, given only the topology of the network and the branch relationships. This makes the algorithm easily amenable to a package program.
INTRODUCTION
ECENTLY, methods have been given for the R computer-aided design of several types of nonlinear dc circuits [l] - [4] . A great deal of the computation time for such a design is spent on the nonlinear circuit analyses [6] , making any design algorithm efficiency dependent on the efficiency of the analysis algorithm.
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In this paper a method is proposed for nonlinear dc optimization without solving network equations. This is achieved by treating the network equations as equality constraints on the parameters. A penalty function is defined to transform the constrained problem into a sequential unconstrained problem [7] , [S] , which is then solved by an algorithm due to Morrison [7] , with an improvement proposed by Kowalik et al. [8] . This particular algorithm is found to be the most suitable one for the present problem.
II. PROBLEM FORMULATION Performance Index
Given a design specification in terms of the various voltages and currents appearing in the circuit, an error term is associated with each of them. Such a term measures the difference between the actual and the desired values. The overall performance index may be written as
where Vi, Zj are the actual voltages and currents, and Pi, ij are the corresponding specified values; N,, N1 are the A set of transistor parameters and source excitation values may be called an "environmental condition." The performance function of (1) yields a design under a nominal environmental condition; however, it can easily be extended to include several such conditions simultaneously such that the bias point fluctuation is minimized (worst case design). A performance function like (1) is then defined for each environmental condition, and the overall performance function is the algebraic sum of all such functions. To minimize power dissipation, terms of the type W,I,V, are added to f in (1) for each power supply, where W, is a weighting factor used to have a tradeoff between the accuracy of specified voltage and current, and the power consumption.
DC Transistor Model
For the formulation of nodal equations the Ebers-Moll transistor model [6] replaces the transistors. Such a model for an n-p-n transistor is shown in Fig. 1 .
III. MODIFIED MORRISON'S ALGORITHM
The original problem is converted to an unconstrained problem by replacing the constraints by a penalty function, as follows. Define Ni's converge faster than Mi's. Since f as defined in (1) is always nonnegative, any negative number may be chosen as the initial guess for N. In case of dc design of transistor circuits, g(x) is taken to be the set of network equations while f is the performance index. The penalty augmented function is thus given by
where k is a scaling factor.
Flow Chart of the Algorithm
A flow chart based on Morrison's algorithm applicable to our design problem is given in Fig. 2 .
IV. COMPUTATION OF GRADIENTS
Let x be a vector of the design parameters. Differentiating the nenaltv augmented function F in (4) with respect to x, r -. ,
where N is the new Morrison parameter. Comparing (4) with (3) it may be seen that Ni 2 Mi for all i, so that the we have
where, from (1) af z = 2 3 Wv,(Vi -Vi) g + 2 2 Wfj(Zj -9,) 2.
i=l j=l
Computation df aflax in (7) involves the computation of aVi/dx and dIj/ax which is straightforward and is therefore not described here. To derive ag/ax in (6) we proceed as follows.
Without any loss of generality all the controlled sources in a linear lumped network can be assumed to be voltage controlled current sources. Assuming a generalized ith branch to be as shown in Fig. 3 
V. EXAMPLES
Due to shortage of space only two examples are presented to illustrate the effectiveness of the approach, which are taken from [l] . It is found that the convergence to the desired optimum occurs readily if the initial node voltage values are chosen in the neighborhood of the feasible region. To do this the transistors are replaced by a model without the collector-to-base diode and the corresponding current source in Fig. 1 . Whenever a voltage between two nodes is given as a design specification, a voltage source equal to the specified value is connected between the nodes. For each collector current specification, the base-toemitter diode is replaced by a voltage source equivalent to the voltage drop in the diode. The other diodes in the circuit are replaced by voltage sources of magnitudes in the feasible range (say, OV I V,, I 0.6 V), taking care that the KVL is also satisfied. The resultant modified network which may be termed the "modified network," is then analysed and the node voltages thus obtained are taken as the initial node voltage values for the algorithm. The examples are run on a CDC 6400 computer available, using the optimization algorithm due to Fletcher and Powell [9] as in [I] . The termination criterion is Ni+i -Ni s 10-15.
Example I-Gain Stages for Operational Amplzjier
The circuit is shown in Fig. 4 . The adjustable parameters are the five conductances G, to G,. The bias point specifications are as follows: Zc, = 0.5 mA, Zc, = 0.5 mA, Zc, = 1.0 mA, Zc, = 1.0 mA, E, = 1.5 V, and E, = 1.5 V. The final results are shown in Table I . In Run 1 the initial guesses for the node voltages are found by analyzing the modified network; while in Runs 2 to 4 the initial values are varied slightly from that in Run 1. In all the runs the network equations are satisfied to the order of ,10-r8.
Example 2-Single Transistor Stage: Two Environmental Conditions
The circuit to be designed is shown in Fig. 5 . It is desired to have minimum deviation in the bias point at two environmental conditions, while minimizing power dissipation. The desired operating point is: Z, = 1 mA, and V,, = 5 V; with the designable conductances being G, to G3. The transistor parameters at the two environmental conditions are as follows. Condition 1: fiF = 25; condition 2: PF = 100; while PR = 5, I,, = lo-l4 A, and ZEs = lo-l4 A for both conditions. The results are shown in Table II where VI. DISCUSSION It has been found by the authors that if the initial guess for the node voltage values are in the neighborhood of the ones obtained by analyzing the modified network as mentioned in Section 5, convergence is fast. Justification for the final design is based on the fact that the design specifications are realized as the vector g(x) of the KCL equations becomes zero. However, in reality it is a vector of very small numbers. Since the various currents in the circuits are of the order of milliamperes, to make the second term in (5) of the same order as the first term (f -A4)2, one should normalize the KCL equations with respect to the Euclidean norm of the current vector.
